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Abstract
We investigate the complexity of algorithms counting ones in different
sets of operations. With addition and logical operations (but no shift)
O(log2(n)) steps suffice to count ones. Parity can be computed with
complexity O(log(n)), which is the same bound as for methods using shift-
operations. If multiplication is available, a solution of time complexity
O(log∗(n)) is possible improving the known bound O(log log(n)).
1 Introduction
The operation of counting the number of ones in a binary word consisting of n
bits is also known as sideways addition [9], bit count [8], or population count [1].
Fast solutions based on look-up tables have been suggested by several authors
(see the references in [11]), but for large n they are clearly impractical.
Under unit cost measure, methods of asymptotical complexity O(log logn)
are known, but they are based on multiplication like the one due to Gillies
and Miller from the first textbook on programming published in 1957 [13, 9]
or division as in [4, Item 169] (the algorithms are presented for specific word
lengths and we assume a generalization in a natural way). Since these more
powerful arithmetical operations might not be executed as efficiently as, e.g.,
addition or logical instructions, we are interested in approaches to the bit count
problem avoiding these operations, also ruling out shift instructions as special
cases of multiplication and division.
Exercise 2-9 of [8] asks for a solution of the bit count problem based on an
observation originally due to Wegner [12]. It is a remarkable fact that in two’s
complement representation for x 6= 0 the right-most one of x can be deleted by
the operation x&(x−1), where & denotes the bit-wise AND of two values. With
the help of this fact the bit count of the input can be computed in a loop that is
executed once for each one. This will save considerable work in comparison to a
naive implementation when the number of ones is sparse. When the zeroes are
sparse the method can be applied to the complement (this was already mention
in the last section of [12]). The worst case as well as the average case complexity
of these methods is however Θ(n) (for the average case consider a binary word
x with ν(x) ones and its complement having n− ν(x) ones).
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In the current work we will develop algorithms for counting ones in a binary
word based on the concept of “SIMD with a register (SWAR)” [6]. The idea
is to partition large registers into fields of bits that are processed in parallel.
We obtain algorithms of complexity O(
√
n) and O(log2 n) in settings without
multiplication and division, where the latter approach is less practical for current
word-lengths as it requires a lot of large constants.
Computing the parity of a binary word efficiently has received some attention
in its own right, see, e.g., [2, 5]. It can of course be determined from the
count of ones, but a specific approach might be faster. For a modified parity
function we get an O(log n) solution in a restricted computational model which
is competitive with methods using shift instructions.
If multiplication is included in the set of operations, the complexity of count-
ing ones can be reduced to O(log∗(n)). Also included is a parity function mak-
ing use of multiplication and integer division which is superior (in terms of
“C-operations”) to the implementations the author is aware of. It is inspired
by the O(log∗(n)) solution combined with [4, Item 169], which we outline in
Appendix B.
2 Preliminaries
We will denote the binary logarithm by log. The word-length will be denoted by
n, which is usually a power of 2. Bit positions are numbered starting at 0 with
the least significant bit. Thus bits of the words being processed have weights 1
to 2n−1. Using the notation from [9], the bit count function is called ν.
The tower function is defined by 02 = 1 and
k2 = 2(
(k−1)2) = 22
. .
.2
for k > 0 where k is the number of twos. The inverse of the tower function is
the iterated logarithm log∗. It can be extended to any n ≥ 1 as the number of
times the function log must be applied until the result is less than or equal to 1
Our first results refer to programming models that rule out multiplication,
division, and shift instructions. The restricted set of instructions including only
logical operations (and, or, xor) and addition which will be called here Obliv-
ious Parallel Addition and Logical Instructions (OPAL). Including subtraction
does not change this model in terms of asymptotic complexity, since it can be
simulated with negation and addition. OPAL is the model employed in [11].
Code will be presented in (subsets) of C [8].
With Parallel Addition and Logical Instructions (PAL) we will denote the
extension by flow control instructions like “if” and “while”, usually found in
modern programming languages. Within the PAL model the bit count function
from [8] and the improvement of Exercise 2-9 can be realized directly.
3 Results
Theorem 1 The bit count function ν can be computed with the help of O(
√
n)
instructions in the PAL model.
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Proof: The central idea is to apply Wegner’s technique [12] to approximately√
n fields of
√
n bits each, separated by spacer bits [6]. Since the original input
does not have spacer bits, the first task is to count ones at the positions of the
prospective spacer bits. This number is stored in the variable sum.
Then the following steps are repeated. First the spacer bits are set. By
subtracting twice the current most significant bits of each field (plus one for the
least significant position), a one is deleted from all fields that contain a one. For
fields without a one, the spacer bit it reset by this operation. The difference to
the previous state of the most significant bits of the fields is computed and the
change is determined with the help of the same technique. The current number
of “active” fields is stored in the variable count and additional bits reset are
recorded in sum. The subtraction from an empty field will cause a borrow and
therefore no explicit subtraction from the next field is necessary. These steps
are carried out until all fields are empty.
The number of iterations is bounded above by the length of the fields and
thus O(
√
n). The amortized cost of updating variable count is also O(
√
n),
since each of the O(
√
n) spacer bits can change only once (it will never change
from 0 to 1 within the loop). Therefore the claimed complexity follows.
We present the procedure just outlined for an 32 bit input, where for the
sake of simplicity we round the length and the number of fields to powers of 2:
#define HIBITSL 0x88888888 // 8 fields with 4 bits each
bitcount(a) // ALU-based
register unsigned long a;
{
register int sum; // overall bit sum
register int count; // incremental contributions
register unsigned long x; // auxiliary variable
register unsigned long oldhi, newhi; // hi bits of fields
x = (a & HIBITSL);
for(sum = 0; x ; x &= (x-1))
sum++;
count = 8; // bitcount(HIBITSL)
oldhi = HIBITSL;
a |= oldhi;
while(oldhi)
{
a &= (a - oldhi - oldhi - 1);
newhi = (a & oldhi);
x = newhi ^ oldhi;
while(x) {
x &= (x-1);
count--;
}
oldhi = newhi;
sum += count;
};
return(sum);
}
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✷Next we exclude flow control (if, while) from the operations allowed. By
the result from [11], function ν cannot be computed under this restriction. We
can however compute a modified version of ν for a portion of the bits.
First we describe an important building block that allows us to shift bits
rapidly using only addition and logical operations.
Lemma 1 In a set of disjoint fields, the least significant bit of each field can
be shifted to the most significant position in constant time, if all intermediate
positions contain zero.
Proof: We will describe the technique for a single field stretching from position
i to position j > i. By incorporating information for the other fields into the
constants, the corresponding modifications can be achieved.
First bit j is cleared by masking with ¬2j . Then the value 2j − 2i is added
to the result. Finally we mask with ¬(2j − 2i).
If bit i initially was 1, then there will be a carry that propagates to position
j. If it was 0, then position j will not be modified. ✷
We note that the technique of Lemma 1 can replace the bit-by-bit shift of
bits in the construction from [11], which has a time complexity proportional to
the number of positions.
Theorem 2 Letm = n−⌈logn⌉. The modified bit count function 2m−1ν(x mod
2m) for the lowest m bits of an n bit input x can be computed with the help of
O(log2(n)) instructions in the OPAL model.
Proof: We will demonstrate how to compute the function for the lower n/2
bits of a word with n bits. The claim then follows by computing in addition
the function for the most significant n/2 − ⌈logn⌉ bits (shift all constants ac-
cordingly), adding the results and subtracting the count of ones in the overlap
by first shifting each bit to the target area and then subtracting it. The latter
correction can be done in time O(log n) by Lemma 1.
In stage i of the method, counts of ones in fields of length 2i−1 are combined
into counts for fields of length 2i by applying Lemma 1 the bits of the counts.
Since by Lemma 1 we can only shift left, the counts are are located at the most
significant bit of fields.
There are O(log n) stages and each stage takes time O(log n), resulting in
the claimed bound O log2(n)
The following code implements the method for the lower 16 bits of a 32 bit
word. Binary representations of the masks are given in the comments
// least significant 16 bits counted, 20 bits required
// (excess 4 bits for 5 bit count)
bitcount(x)
register unsigned x;
{
register unsigned y;
y = x & 0x5555; // 0101010101010101
x -= y; // delete fields
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y += 0x5555; // 0101010101010101
y &= 0xAAAA; // 1010101010101010
x += y;
y = x & 0x6666; // 0000110011001100110
x -= y; // delete fields
y += 0xCCCC; // 0001100110011001100
y &= 0x73333; // 1110011001100110011
y += 0x6666; // 0000110011001100110
y &= 0x79999; // 1111001100110011001
x += y;
y = x & 0x3838; // 0000011100000111000
x -= y; // delete fields
y += 0x1E1E0; // 0011110000111100000
y &= 0x61E1F; // 1100001111000011111
y += 0xF0F0; // 0001111000011110000
y &= 0x70F0F; // 1110000111100001111
y += 0x7878; // 0000111100001111000
y &= 0x78787; // 1111000011110000111
x += y;
y = x & 0x780; // 0000000000000011110000000
x -= y; // delete fields
y += 0x3FC00; // 0000000111111110000000000
y &= 0x7C03FF; // 0011111000000001111111111
y += 0x1FE00; // 0000000011111111000000000
y &= 0x3E01FF ; // 0001111100000000111111111
y += 0xFF00; // 0000000001111111100000000
y &= 0x1FF00FF; // 1111111110000000011111111
y += 0x7F80; // 0000000000111111110000000
y &= 0xF807F; // 0000011111000000001111111
x += y;
return(x);
}
✷
By some pre- and post-processing we can obtain a solution in the PAL model
of the same asymptotic complexity. Due to the large constant factor it does
however not appear to be of practical value for small word-lengths.
Corollary 1 The bit count function ν(x) of an n bit input x can be computed
with the help of O(log2(n)) instructions in the PAL model.
Proof: We proceed as follows:
1. The Θ(logn) most significant positions not handled by the method of
Theorem 2 are copied to a variable and set to 0 in x (time complexity
O(1)).
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2. For the n − Θ(logn) bits the modified bit count function is computed
according to Theorem 2 (time complexity O(log2 n)).
3. The resulting O(log n) bits are transferred one by one to the least signifi-
cant positions by extracting each bit with the help of a mask and building
up the result in another variable (time complexity O(log n)).
4. The most significant bits of the original input saved in step 1) are counted
in a naive way and added to the result of step 3) (time complexityO(log n)).
The overall time complexity is dominated by step 2) and thus O(log2 n). ✷
For the parity function only a single bit has to be shifted in an approach as
in Theorem 2. Therefore we obtain a more efficient solution than for bit count.
Theorem 3 The modified parity function 2n−1(ν(x) mod 2) can be computed
with the help of O(log n) instructions in the OPAL model.
Proof: In the initial stage the bits of the input are moved up one position and
the parity of pairs of bits is computed by a XOR. By masking out the lower bits
of each pair, we obtain 2 bit fields containing the parity in the most significant
bit.
In the following stages we apply a variant of Lemma 1, where we propagate
the most significant bit of one field directly to the most significant bit of the
next field. We make use of the fact that in the least significant positions of
each field spacer bits in the sense of [6] are available after masking the most
significant bit. Each stage doubles the size of the fields.
We illustrate the method for 32 bits in the following code:
parity(x)
register unsigned x;
{
x ^= (x + x);
x &= 0xaaaaaaaa; // parity of 2 bit fields
x += 0x66666666;
x &= 0x88888888; // 4 bit fields
x += 0x78787878;
x &= 0x80808080; // 8 bit fields
x += 0x7f807f80;
x &= 0x80008000; // 16 bit fields
x += 0x7fff8000;
x &= 0x80000000; // all 32 bits
return(x);
}
✷
By the result from [11] the OPAL model is not able to directly compute the
parity function. With the help of a single test a non-zero result can however be
transformed into 1. We thus obtain:
Corollary 2 The parity function ν(x) mod 2 can be computed with the help of
O(log(n)) instructions in the PAL model.
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We now turn to a more powerful model of computation.
Theorem 4 The bit count function ν can be computed in time log∗(n) with the
help of addition, shift, logical operations, and multiplication.
Proof: The algorithm proceeds in iterations. We will maintain the invariant
that at the end of iteration k of the algorithm fields of length k2 of the current
intermediate result a contain a count of ones in corresponding positions of the
original input. The count will be stored in the low order bits of each field. Ini-
tially the invariant holds for k = 0 and the input a, since a single bit represents
its own count.
Consider k > 0 and assume the invariant holds for the current intermediate
result a after iteration k − 1. We define bit mask
bk = · · · 11 · · · 11
︸ ︷︷ ︸
(k−1)2
00 · · ·00
︸ ︷︷ ︸
(k−1)2
11 · · · 11
︸ ︷︷ ︸
(k−1)2
that selects half of the fields from the previous iteration and
ck = · · · 00 · · ·00
︸ ︷︷ ︸
k2−2·(k−1)2
11 · · ·11
︸ ︷︷ ︸
2·(k−1)2
00 · · ·00
︸ ︷︷ ︸
k2−2·(k−1)2
11 · · ·11
︸ ︷︷ ︸
2·(k−1)2
that selects the lower 2 ·(k−1) 2 bits of each field of length k2. We let x = a&bk,
y = (a >>(k−1) 2)&bk. Next we multiply x and y with a number
mk = 00 · · ·01
︸ ︷︷ ︸
2·(k−12
00 · · · 01
︸ ︷︷ ︸
2·(k−1)2
00 · · · 01
︸ ︷︷ ︸
2·(k−1)2
that contains k2/(2 ·(k−1) 2) ones and form
a = ((x ·mk) >> (k2−(k−1) 2)&ck) + ((y ·mk) >> (k2−(k−1) 2)&ck).
Notice that in each field of length 2 ·(k−1) 2 at most k2 values of size less than
2(
(k−1)2) =k 2 are added. Therefore the sum is less than (k2)2 and fits into
2 ·(k−1) 2 bits. The process stops when k2 = 2((k−1)2) > n at the start of
iteration k and a field of (k−1)2 bits can store the count of all bits of the input
in binary.
Then we multiply the intermediate result with
00 · · · 01
︸ ︷︷ ︸
(k−1)2
00 · · ·01
︸ ︷︷ ︸
(k−1)2
00 · · · 01
︸ ︷︷ ︸
(k−1)2
containing n/((k−1)2) ones and shift right by n−(k−1) 2 positions to obtain the
result. ✷
We finally include code for computing the parity function by combining ideas
of the bit count function from Theorem 4 with an initial stage of an O(log(n))
method. By reducing the number of possible ones via a XOR, the fields can
be smaller than in the more general setting of a full count. The final multiply
and shift of Theorem 4 is replaced by one division as in [4, Item 169] to obtain
7
the following solution, which uses only 7 “C-operations” as opposed to the 8
operations of the “parity of word with a multiply” from [2].
parity(x)
register unsigned x;
{
x ^= x >> 1; // parity of 2 bits
x &= 0x55555555; // select low bits of 2 bit fields
x *= 0x15; // add three 2 bit fields
x &= 0x41041041; // select low bits of 6 bit fields
return((x % 0x3f) & 0x1); // apply HAKMEM technique,
// and return least sign. bit
}
This approach would work for word-lengths up to 372 (with constants ad-
justed).
4 Discussion
We have obtained several bit count and parity algorithms for sets of operations
not including multiplication or division. Asymptotically the (modified) parity
function with complexity O(log n) for the OPAL-model is as fast as the known
solutions based on broadword steps [9]. The latter may include shift-operations
by a constant number of bit positions.
In a setting with the powerful arithmetical instruction multiplication we
could improve the complexity of counting ones from O(log log(n)) to O(log∗(n)).
The following table summarizes upper time bounds for counting ones with
different sets of operations.
Operations depending on n dep. on ν(x)
increment, decrement, O(n) O(ν(x))
logical operations see Appendix A [12]
addition, logical operations O(log2(n))
(PAL) Cor. 1
addition, shift, logical operations O(log(n))
(broadword steps) folklore, see [1]
addition, shift, logical operations, O(log∗(n)) O(log log(ν(x)))
multiplication Thm. 4 [10]
addition, shift, logical operations, O(log log(n))
division [4, Item 169]
For most sets of operations we are not aware of algorithms depending on ν(x)
and thus taking advantage of sparse inputs.
A lower time bound Ω(logn/ log logn) on parity (and thus counting ones)
in the model of broadword steps follows from a result in circuit complexity (see
[9, Ex- 127]). Although increment, decrement, and logical operations seem to
admit no efficient algorithms, we were not able to prove a lower bound Ω(ν(x))
corresponding to the upper bound from [12].
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Appendix A
The algorithm from [12] of complexity O(ν(x)) is based on increment, decre-
ment, and logical operations. In contrast the standard method of complexity
O(n) presented in [12] as well as the approaches in [7] and [8, p. 47] require
shift- or rotate-operations. We therefore include an algorithm of complexity
O(n) that uses the more restricted set without shift/rotate and general addi-
tion. It is based on technique (2) from [11].
bitcount(a)
register unsigned long a;
{
register int sum; // bit count
register unsigned long mask; // bit mask
mask = 1;
sum = 0;
while(mask)
{
if (a & mask) sum++ ;
mask |= (mask-1); // propagate rightmost 1
mask++; // new bit mask
};
return(sum);
}
Appendix B
HAKMEM item 169 [4] describes a reduction of bit counting for word-lengths of
at most 62 bits to integer division. In its original form the program is presented
in assembly language for the PDP-6/10 (36 bit architectures), which is not very
well-known nowadays.1
We render it here in C (where the variable names a and b correspond to the
registers of the original program, comments are given separately):
#define TWOBITS 033333333333
#define THREEBITS 030707070707
bitcount(a)
unsigned a;
{
unsigned b;
1Most of the PDP-6/10 instructions are quite suggestive. Two possible exceptions are:
LDB B,[014300,,A]: Load 35 bits (octal 043) from A with an offset 1, counting bits from
the right. Store them right adjusted in B (line 1 of the C program, this cannot be
implemented directly in C and we use the approach mentioned in the comment of [4,
item 169] on the LDB instruction).
SUBB A,B: Subtract and store in both A and B (lines 6 and 7 of the C program).
See [3] for more information on the PDP-6/10 instruction set.
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b = a>>1; // line 1
b &= TWOBITS; // line 2
a -= b; // line 3
b >>= 1;
b &= TWOBITS;
a -= b; // line 6
b = a; // line 7
b >>= 3;
a += b; // line 9
a &= THREEBITS;
return(a % 077); // line 11
}
Comments:
lines 1-6 : Consider an octal digit of variable a composed of three bits x,
y, and z with weight 4x + 2y + z. Then in line 3 the value 2x + y + z
is computed and in line 6 the sum x + y + z of the three original bits is
computed.
line 7 : This simulates the second transfer of SUBB.
line 9 : Neighboring groups of octal digits are added in order to compute the
sum of six bits. Notice that the three resulting bits are able to hold the
maximum count for 6 bits without a carry to the next octal digit.
line 11 : Consider the contents of a as a number in base 64 representation.
Then the digit at position i from the right (starting at 0) has weight
64i = (63 + 1)i = 63i + 63i−1i+ · · ·+ 63i+ 1
amd modulo 63 the sum of all base 64 digits is computed. This limits the
admissable word-length to 62 bits.
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